class ProcessorExecutive extends Executive
Linear Supertypes
Ordering
- Alphabetic
- By Inheritance
Inherited
- ProcessorExecutive
- Executive
- AnyRef
- Any
- Hide All
- Show All
Visibility
- Public
- All
Instance Constructors
- new ProcessorExecutive(arch: Architecture)
Value Members
-
final
def
!=(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
-
final
def
##(): Int
- Definition Classes
- AnyRef → Any
-
final
def
==(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
- val accumulatorArray: Array[T]
-
final
def
asInstanceOf[T0]: T0
- Definition Classes
- Any
-
def
clone(): AnyRef
- Attributes
- protected[lang]
- Definition Classes
- AnyRef
- Annotations
- @throws( ... ) @native() @HotSpotIntrinsicCandidate()
- var currentWeights: Array[Array[T]]
- val dram0Array: Array[T]
- val dram1Array: Array[T]
-
final
def
eq(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
-
def
equals(arg0: Any): Boolean
- Definition Classes
- AnyRef → Any
-
def
execDataMove(flags: Int, localStride: Int, localAddress: MemoryAddressRaw, accumulatorOrDRAMStride: Int, accumulatorOrDRAMAddress: MemoryAddressRaw, size: MemoryAddressRaw): Unit
- Definition Classes
- ProcessorExecutive → Executive
-
def
execLoadWeights(flags: Int, localStride: Int, localAddress: MemoryAddressRaw, size: MemoryAddressRaw): Unit
- Definition Classes
- ProcessorExecutive → Executive
-
def
execMatMul(flags: Int, localStride: Int, localAddress: MemoryAddressRaw, accumulatorStride: Int, accumulatorAddress: MemoryAddressRaw, size: MemoryAddressRaw): Unit
- Definition Classes
- ProcessorExecutive → Executive
-
def
execSIMD(flags: Int, simdOp: Int, simdSourceLeft: Int, simdSourceRight: Int, simdDestination: Int, writeAccumulatorAddress: MemoryAddressRaw, readAccumulatorAddress: MemoryAddressRaw): Unit
- Definition Classes
- ProcessorExecutive → Executive
-
final
def
getClass(): Class[_]
- Definition Classes
- AnyRef → Any
- Annotations
- @native() @HotSpotIntrinsicCandidate()
-
def
hashCode(): Int
- Definition Classes
- AnyRef → Any
- Annotations
- @native() @HotSpotIntrinsicCandidate()
-
final
def
isInstanceOf[T0]: Boolean
- Definition Classes
- Any
- val localArray: Array[T]
-
final
def
ne(arg0: AnyRef): Boolean
- Definition Classes
- AnyRef
-
final
def
notify(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @HotSpotIntrinsicCandidate()
-
final
def
notifyAll(): Unit
- Definition Classes
- AnyRef
- Annotations
- @native() @HotSpotIntrinsicCandidate()
- val one: T
-
def
peekAccumulator(address: MemoryAddressRaw): Array[Float]
- Definition Classes
- ProcessorExecutive → Executive
-
def
peekDRAM0(address: MemoryAddressRaw): Array[Float]
- Definition Classes
- ProcessorExecutive → Executive
-
def
peekDRAM1(address: MemoryAddressRaw): Array[Float]
- Definition Classes
- ProcessorExecutive → Executive
-
def
peekLocal(address: MemoryAddressRaw): Array[Float]
- Definition Classes
- ProcessorExecutive → Executive
- def readDRAM0(addresses: Seq[MemoryAddressRaw], stream: DataOutputStream): Unit
- val simdRegistersArray: Array[T]
-
final
def
synchronized[T0](arg0: ⇒ T0): T0
- Definition Classes
- AnyRef
-
def
toString(): String
- Definition Classes
- AnyRef → Any
-
final
def
wait(arg0: Long, arg1: Int): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws( ... )
-
final
def
wait(arg0: Long): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws( ... ) @native()
-
final
def
wait(): Unit
- Definition Classes
- AnyRef
- Annotations
- @throws( ... )
- def writeDRAM0(addresses: Seq[MemoryAddressRaw], stream: DataInputStream): Unit
- def writeDRAM1(addresses: Seq[MemoryAddressRaw], stream: DataInputStream): Unit
- val zero: T
Deprecated Value Members
-
def
finalize(): Unit
- Attributes
- protected[lang]
- Definition Classes
- AnyRef
- Annotations
- @throws( classOf[java.lang.Throwable] ) @Deprecated
- Deprecated